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Abstract— In recent years, miniaturization and thinning of the 
power supply are attracted attentions. In this paper, we discuss 
the structure for the on-chip inductor and assembly technology 
suitable for 3D power SoC, which stacks GaN power device, 
passive devices, control circuit, and driver, based on wafer direct 
bonding technology and clarified the potential of the high 
frequency switching applications. We also propose the optimum 
structure and technology according to the switching frequency 
based on simulations.  
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I.  INTRODUCTION  
The mainstream of the power supply is miniaturization [1-
5]. The passive components such as inductor and capacitor 
occupy a larger part of the volume in the power supplies. 
Increasing the switching frequency is the most promising way 
to shrink the size of the passive components. One of the most 
difficult challenges related to high frequency switching is to 
enhance the efficiency. For solving these problems, GaN 
power device is one of the promising candidates [6,7]. 
However the conventional PCB-based assembly technology 
cannot sufficiently extract the performance of GaN power 
devices for high frequency switching applications because 
parasitic inductance and this effect increases with increasing 
switching frequency, for example more than 1 MHz[8,9]. In 
such a scheme, we previously proposed 3D power SoC 
(Supply on Chip)[9,10], which stacks GaN power device, 
passive devices, control circuit, and driver, based on wafer 
direct bonding technology. The image of   3D power SoC is 
shown in Fig. 1 [9,10]. The proposed 3D power SoC can 
reduce parasitic inductance, because wiring length is extremely 
reduced between layer to layer such as gate driver and GaN 
power device [6]. This makes the proposed 3D power SoC 
high efficiency at high frequency switching as shown in Fig. 2, 
and high power density (miniaturization) [8-11]. Also, it 
enables heterogeneous integration such as integration of Si-LSI 
and GaN power devices, because 3D power SoC is fabricated 
by wafer bonding technology [8-11]. On the other hand, 
various kinds of 3D assembly technologies are proposed. 
However, it is not clarified which technology is suitable for 
power SoC.  
 
Inductor is one of the key components in power supplies. If 
we choose the inappropriate type of inductor, performance of  
the power supply drops greatly. Spiral and solenoid inductors 
are used in power SoC. We previously clarified that we can use 
spiral type air core inductor at 30 MHz (chip size 3 mm x 3 
mm, efficiency 87 %) [9,10], but solenoid inductor does not 
consider. Generally, solenoid inductors are used in high 
Fig. 2 Efficiency comparison of each circuit[9]. 
Fig. 1 The image of 3D stacked power SoC[9,10]. 
frequency switching [12], because solenoid inductor is less 
inductance and resistance than spiral inductor. In this paper, we 
discuss which 3D assembly technology (bump to chip, wafer 
(chip) to wafer direct bonding (face to face)) and which shape 
of inductor (solenoid or spiral) are suitable for 3D power SoC 
depending on switching frequency using electromagnetic field 
simulation (HFSS [13]) and circuit simulations (LTspice [14]).  
II. SIMURATIONS 
A. Inductor 
We simulated the performance of spiral and solenoid 
inductors using HFSS(High Frequency Structure Simulator).  
In these simulations, inductor is needed to thin, because it used 
for 3D stack converter.  For this reason, we modeled solenoid 
inductors and spiral inductors whose shape are showed in Figs. 
3 (a) and (b), and simulated.  
The difference between these inductors is direction of 
magnetics field. An advantage of spiral inductor is large 
inductance. Its inductance is larger than that of solenoid 
inductor because area of magnetic path is larger. A 
disadvantage is that magnetics field is through other layer and  
 
 
may affect the devices. Therefore, it needs magnetic shield. On 
the other hand, the advantage of the solenoid inductor is that 
magnetics field is not through other layer, thus magnetics 
shield is not needed. In addition, if the magnetics material 
which can use in high frequency band is developed, it can be 
easily inserted and benefit is significianly. Disadvantage is 
small inductance.  
Regarding inductance and resistance, we compared the 
solenoid and spiral inductor. Chip size is 2 ~ 3mm x 2 ~ 3mm 
and number of  turns are from 3 to 6 turns.  
 
B. Capacitor 
We calculated the capacitance and resistance of trench 
capacitor. Trench capacitor is shown in Figs. 4 (a) and (b). The 
trench capacitor is analyzed using analytical model[10].  
(a) 
(b) 
Figs. 3 The model of inductors (a) Solenoid inductor and  
  (b) spiral inductor. 
(a) 
(b) 
Figs.4 The schematics of trench capacitor: 
         (a)Top view of circular trench capacitor                    
  (b) Image of cross section of trench 
Trench depth(H) is 20µm and the thickness of silicon oxide 
layer is 10 nm, and the trench spacing is 0.5 µm. We changed 
width of trench and analyze performance of trench capacitor.  
 
C. Buck converter 
We use LTspice for circuit simulations and calculated 
efficiency of back converter, which use inductor calculated in 
“Section A” and capacitor calculated in “Section B”. Circuit 
diagram is shown in Fig. 5. Switching device is GaN power 
device (EPC8004). The input voltage is 5 V and the duty ratio 
is 50% (output voltage: 2.5 V). The switching frequency is 30 
MHz.  We discussed which inductor is suitable for 3D power 
SoC depending on frequency taking into consideration of 
efficiency and power density of converter.  The purpose of this 
study is comparison of inductors. Therefore, we do not to take 
into consideration of parasitic inductance caused by assembly 
in this study.  
We compare the efficiency of the power SoC using the 
spiral inductor with that using the solenoid one depending on 
switching frequency. When increasing switching frequency, 
influence of inductance decreases and influence of resistance 
increases. Thus, we compare efficiency using 3 turn-inductor 
which shows the smallest resistance. 
D. Assembly technology 
We considered 3D assembly technology. We assumed 
using bump to chip bonding technology for 3D power SoC. 
Bump have parasitic inductance and its inductance is 1 pH for 
every 1 µm. Gate pad of power device need to be closer to  
output of the gate driver for high frequency switching[8-11]. 
If the distance between gate pad of power device and output 
pad of gate driver is long, parasitic inductance become larger 
and gate drive wave form is severely affected. Therefore, we 
assume that the parasitic inductance between gate and source 
is 100-200 pH (100 µm is minimum distance when we use 
bump to chip bonding technology taking into consideration of 
filling the resin between tow chips). In this case, “LSI + 
control unit + gate driver” are fabricated using Si technology 
and the power device is fabricated using GaN technology. We 
discuss impact of the parasitic inductance between gate and 
source for power conversion efficiency through circuit 
simulations including parasitic inductance as shown in Fig. 6. 
In addition, we considered maximum frequency, which shows 
acceptable performance for using bump to chip bonding 
technology. If we use 3D power SoC based on bump to chip 
bonding technology over this frequency, we have to use wafer 
or chip to wafer bonding technology to realize 3D power SoC. 
When we simulate the performance of 3D power SoC using 
wafer or chip to wafer bonding technology, we use condition 
written in “Section C” except parasitic inductance of bump. In 
this case, source and gate inductance is 1 pH. 
 
III.  RESULTS AND DISCUSSIONS 
A. Inductor 
The performance of spiral and solenoid inductors at 30 
MHz is shown in Fig. 7. 
The plots correspond to number of turns. Inductance and 
resistance of spiral inductor is larger than those of solenoid one 
at the same turns because the area of magnetic path is larger 
and resistance is proportional to the length of conducting wire.  
In spiral inductors, quality factor of 3 mm x 3 mm is larger 
than that of 2mm x 2mm because proximity effect of the 
smaller chip size is larger. On the other hand, solenoid inductor 
is different. Inductance is calculated this equation (1) which is 
derived from Maxwell equations and ampere’s low of circuital 
integration.  
 Fig. 5 Circuit diagram of back converter on LTspice 
 
   Fig. 6 Circuit diagram apply parasitic inductance. 
 
𝐿𝐿 =  𝜇𝜇𝜇𝜇𝑛𝑛
2
𝑙𝑙
      (1) 
L is inductance, µ is magnetic permeability, S is the are of 
magnetics path, n is number of turn, and l is the length of 
magnetics path. This equation indicates that inductance is 
directly proportional to the area of magnetics path and 
inversely proportional to the length of magnetics path. Since 
the thickness of the solenoid inductor produced this time was 
thinned, the aspect ratio of the thickness and the chip width is 
considerably larger in the chip width. Therefore, even if the 
chip size increases, the area of magnetics path does not 
increase. Conversely, the length of magnetic path is longer 
than that in 2 mm x 2 mm. For this reason, inductance slightly 
changes. Regarding resistance, solving proximity effect is 






Dependence of equivalent series resistance (ESR) on 
capacitance is shown in Fig. 8. Trench radius is changed to 
from 0.5 to 5 µm. The results show that capacitance for  chip 
size of 3 mm x 3mm is 9/4 and resistance is 4/9 compared with 
chip size of 2 mm x 2mm. 
 
C. Performance of 3D power SoC  
Efficiency of buck converter using above mentioned 
inductors and capacitors is shown in Figs. 9 (2 mm x 2 mm) 
and 10 (3 mm x 3 mm). The results indicate that spiral inductor 
is suitable for 3D power SoC at 30MHz because   inductance 
of the spiral inductor is larger. The peak efficiency at 2 mm x 2 
mm and 3 mm x 3 mm are  85.1 % (@ 6turn spiral inductor) 
and 88.9 %  (@ 4turn spiral inductor), respectively.  
 
Fig. 8 Dependence of ESR on capacitance. 
(a) 
                (b) 
Figs. 9  Dependence of efficiency on output current  at chip size  
             2 mm x 2 mm for (a) spiral and (b) solenoid inductors. 
 
Fig. 7 Performance of spiral and solenoid inductors at 30 MHz 
 
Dependence of maximum efficiency on power density at 
various conditions is shown in Fig. 11. The switching 
frequency is 30 MHz. Efficiency drops with increasing power 
density as shown in Fig. 11. Power density at the maximum 
efficiency is 18.55 W/cm2 (2 mm x 2 mm) and 9.94 W/cm2 (3 
mm x 3 mm), respectively. Power density are 35.1 W/cm2 (2 
mm x 2 mm)  and 29.0 W/cm2 (3 mm x 3 mm, 579.8W/cm3 ＠
thickness of the 3D power SoC:0.5 mm ), respectively when 
the efficiency is more than 80 %. 
Power density using solenoid inductor is higher than that 
using spiral inductor because solenoid inductor is smaller 
inductance and the maximum efficiency shows higher current. 
Regarding power density, the solenoid inductor is superior to 
the spiral one. However, the loss is higher and self-heating 
have to be considered. From above mentioned results, the 
spiral inductor is suitable for 3D Power SoC at 30MHz. 
Dependence of the maximum efficiency on switching 
frequency is sown in Figs. 12 (a) and (b). The results indicate 
that the solenoid inductor is superior to the spiral inductor 
when the switching frequency is more than 90 MHz. The 
efficiency is 85.6%(2 mm x 2 mm) and 82.5%(3 mm x 3 mm), 
respectively at the switching frequency of 90 MHz and output 
current of 1 A. Power density is 112.5 W/cm2 (2 mm x 2 mm) 
when the efficiency is more than 80 %. These results indicate 
that the solenoid inductor is suitable for power 3D power SoC  
Fig. 11 Power density vs. efficiency at 30 MHz. 
(a) 
(b) 
Figs.12 Dependence of efficiency on frequency for chip size of  
             (a)2 mm x 2 mm and  (b) 3 mm x 3mm when the switching 
             frequency is more than  30 MHz. 
. 
(b) 
Figs.10 Dependence of efficiency on output current  at chip size  
             of 3 mm x 3 mm for (a) spiral and (b) solenoid inductors. 
(a) 
used in switching frequency of more than 90MHz, for example, 
power supply for MPU(Micro Processor Unit) and RF power 
amplifier applications. 
 
D. Impact of assembly technology  
We evaluate influence of parasitic inductance. When we 
use wafer(or) chip to wafer bonding technology, parasitic 
inductance is about 1 pH and the effect of the parasitic 
inductance is slightly. Thus, the parasitic inductance of the 3D 
power SoC fabricated by wafer to wafer or chip to wafer 
bonding technology can be ignored. Dependence of the 
efficiency on output current for chip size of 2 mm x 2 mm and 
3 mm x 3 mm at 30 MHz are shown in Figs. 13 (a) and (b), 
respectively. In simulations, both source and gate inductance of 
100 pH and 200 pH are assumed for bum to chip bondeing 
technology. The inductance of 100 pH and 200 pH correspond 
to bump length of 100 µm and 200 µm, respectively. The peak 
efficiency of the power SoC for 2 mm x 2 mm using bump to 
chip bonding technology are 2 % lower (efficiency:83 %) at 
bump length of 100 µm and 5 % lower (efficiency:80 %) at 
that of  200 µm at the switching frequency of 30 MHz. The 
peak efficiency of the power SoC for 3 mm x 3 mm using 
bump to chip bonding technology are 2 % lower 
(efficiency:87 %) at that of 100 µm and 5 % lower 
(efficiency:84 %) at that of 200 µm at the switching frequency  
of 30 MHz.  These results indicate that bump to chip 
technology can be applied to 3D power SoC at 30 MHz.  
Influence of parasitic inductance increases larger[8-11]. 
This means that the loss caused by bump is larger. The 
efficiency of both chip size drops below 80 % at 40 MHz. This 
result indicates that we can use bump to chip bonding 
technology at the switching frequency of less than 30 MHz and 
we have to use wafer or chip to wafer bonding technology at 
the switching frequency of higher than 40 MHz. 
 
IV. CONCLUSIONS 
We simulated the performance of inductor through 
electromagnetic field simulation and performance of capacitor 
through analytical model. Then, the optimum structure of the 
inductor for 3D Power SoC was analyzed and the conversion 
efficiency was derived from circuit simulations. The spiral 
inductor is suitable for 3D Power SoC at 30 MHz, and the peak 
efficiency is 88.9 %. For 3D power SoC, the spiral inductor is 
suitable from 30MHz to 80MHz and the solenoid inductor is 
suitable when the switching frequency is higher than 90 MHz. 
The loss caused by parasitic inductance of bump is slight for 
3D power SoC at switching frequency of 30 MHz. However, 
the loss caused by bump cannot be ignored when the switching 
frequency is higher than 40 MHz.  Therefore, we have to use 
bump to chip bonding technology when the switching 
frequency is less than 30 MHz and we have to use wafer or 
chip to wafer bonding technology when the switching 
frequency is more than 40 MHz.  
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